E.E. 451.3/ENEL 489

VLSI/Integrated Circuit Design

1998 Mid-Term Solutions

QUESTION #1

MARKS: 15(3+3+3+3+3)

- THE POLYSILLON LAYER IS USLALLY USED AS A SIGNAL ROUTING LAYER. GIVE 3 REASONS FOR THIS
 - Has relatively low resistance.
 - Has relatively low capacitance.
 - Is not metal (prevents metal limited designs).
 - Signals must be on polysilicon to activate a transistor. Can save a contact cut by keeping signal on polysilicon.

- 1) None. of EXPLAINTHE DIFFERENCE A BETWEEN THE TERMS FIELD, FOX + THELOUDE
- ii) None. Realizing to is actually the thickness !! + Device well, ton + HINCK, OE)
- iii) See previous answers. Field is related to thick-oxide and device well is related to thinoxide. Diffusion is another name for device well. (if Figure, Device with DIFFUSION

See page 118 (etc) in 2nd Edition, page 68 (etc) in 1st Edition, and pages C2, C6 and Figure C.1(e) in Appendix C handout.

WHERE IS CANADIAN HIRLERTROURS CONFRATION LINE LOCATED? GIVE 2 Companies to minute anneally Tolkhold That the temperature of the second tolking th CMC, Room 210A, Carruthers Hall, Queen's University, Kingston, Ontario, K7L 3N6 for CMC.

Nortel

BICMOS, CMOS5, FT25 (CMOS3DLM is no longer used)

Mitel

Mitel 15

GA911 Gennum

CMOSIS5 MOSIS

GaAs Vitesse

> "So, I want you to get up now. I want all of you to get up out of your chairs. I want you to get up right now and go to the window, open it, and stick your head out and yell, 'I'm mad as hell and I'm not going to take this anymore!"

March 4, 1998

Exam File Provided By The VofS IEEE Student Branch

ieee.usask.ca

For n-channel transistors. cut-off mode (i.e., off). transistor connected to V

N-Channel transistors transisters are charge

(e.g., 4.3V).

Similarly for p-channel transistors, the typical Vt is on the order of -0.7V. Given the minimum gate voltage would be Vss and one side of the transistor connected to Vss, the smallest voltage which could be passed would be (Vss - Vt) (e.g., +0.7V).

See pages 86-87 in text for similar explanation.

- LIST 3 Modes of operation of a Hes transistor a briefly describe
 - Cut-off. When Vgs < Vt, the transistor is effectively turned "off" (there is still a small
 - Linear. When Vgs >= Vt and Vds < (Vgs Vt), the current flow is approximately proportional to Vds.
 - Saturation. When Vgs >= Vt and Vds > (Vgs Vt), the current flow is approximately a constant independent of Vds.

Question confused some as should have asked for three "regions" as opposed to modes. Many mixed regions with modes (inversion, accumulation, etc.). So marks were given for either/or.

why does Hetall-Fiely has a capacitive edge component but not metall - polysim or metall -diffusion?

The field (substate in this case) can be thought of as a large plane relative to the metall lines. Therefore you get fringing effects from the perimeter of metal1 to the field "plane". Polysilicon and diffusion are usually relatively small areas on the die and therefore do not act like planes relative to metal1 and thus the fringing effects can usually be ignored.

Student Name:	Student Number:

QUESTION #2

MARKS: 15 (5 + 5 + 5) Consider the pseudothlos inverter stown below. Given $V_{in} = 57$ the max.

d) target Voir oar what is minimum value of resistor R? It is

Given Vout = Vois = 0.2V realistic 51Ze to impliment on an IC?

Vin = Vgs = 5V

Vt = 0.7V (for an n-channel CMOS3DLM)

Therefore, since Vgs > Vt and Vds < (Vgs - Vt), the transistor is in "linear" mode.

The current flow through a transistor in linear mode is given by:

Ids =
$$\beta[(Vgs - Vt)Vds - Vds^2/2]$$

 $\beta = \mu \frac{\varepsilon_{ox}}{t_{ox}}(\frac{W}{L})$

Since the same current that is flowing through the transistor is flowing through the resistor:

$$V_{dd} = I_{da} \times R + 0.2V$$

$$R = \frac{4.8V}{(755cm^2/V sec)^{\frac{3.9 \times 8.854 \times 10^{-14} \, F/cm}{5 \times 10^{-6} \, cm}} [4.3 \times 0.2 - 0.2^2/2]}$$

$$R = 106.8k\Omega$$


For polysilicon, resistance = $18\Omega/\text{square}$

Length in squares =
$$\frac{106.8 \text{k}\Omega}{18\Omega/\text{square}}$$
 = 5933

Since minimum poly width = 3um, length = 17,800um (17.8mm)

The length is longer than most chips so this is NOT realistic! Could be done as a serpentine but still a large area.





Student Name: Student Number:

March 4, 1998

Consider a Minimum Steed invirter (MSI) to be the Smallest inverter possible wy eguzu rise a fall times

i) For CMOS3DLM, $\mu_n = 775 \text{cm}^2/\text{Vs}$


 $\mu_n = 250 \text{cm}^2/\text{Vs}$

i) what are the sizes of the n-channel a p-channel transistors in such anys. ?

Therefore, n-channel: 3um wide by 3um long

p-channel: $\frac{775}{250}$ × 3 = 9.3 um wide by 3 um long

Consider the diagram for a NAND gate:



For Vout = 1, one p-channel transistor will be "pull up" (worst case scenario). Thus the pchannel should be the same size as for the MSI.

For Vout = 0, two n-channel transistors are in series. Thus they must each have half the resistance of the n-channel in the MSI, therefore they must be twice as wide.

n-channel: 6um wide by 3um long p-channel: 9.3um wide by 3um long

Consider the gate capacitance seen on the input of the two types of gates. The gate capacitance is proportional to the gate area:

For MSI, gate area = $3 \times 3 + 9.3 \times 3 = 36.9 \text{ um}^2$

For NAND, gate area = $6 \times 3 + 9.3 \times 3 = 45.9 \text{ um}^2$

Thus the relative speed of driving a NAND versus driving an MSI = 36.9 / 45.9 = 80%

ii) What are the regimed sizing of the transistor ina 2-input NAWO gate which drives an MST 80 that it has the same worst case delays as an MSI driving an HSI?

iii) How much slower will the above 2-input NAND gate be driving an identical 2-input NANDgate Compared to driving an MST?


Student Name:	Student Number:
7.000.11.110.10.	Ottoon Hamber.

Page 5


c)

No, the circuit does not function as intended. D is driving against -Q, Q follows -D, and the output from the "first stage" (indicated by "X") does not go anywhere!

The correct circuit should be:



Consider the diagram below: design domain diostruction Of a D-type Sketic Leutch. THE circuit 15 shown



as mentioned in class, sometimes the design domain a bistraction loses track of what the designer intended (reality). Does your connected aircuit. The not, Clearly show

Student Name:	Student Number:

'IARKS: 15 (10 + 5)

QUESTION #3

Some things to consider:


- Circuit is not correct. I am assuming you are using the correct circuit.
- A STICKS diagram is done using lines, NOT polygons, rectangles, etc. Do NOT show physical layout since this would take way too long.
- Inputs on metal must get to polysilicon. Therefore 3 contact cuts.
- With outputs on metal may need as many as 4 contact cuts.
- Phi and PhiBar need at least 2 contact cuts to swap sides (top to bottom). Maybe as many as 4.
- Each transistor pair (i.e., in an inverter) contains 5 contact cuts. This assumes output is on polysilicon.
- Each transistor set (2 n-channel and 2 p-channel, i.e., in a clocked inverter) contains 5 (NOT 9) contact cuts. This assumes output is on polysilicon.
- With two substate contact of each type there is about 24-30 contact cuts. We may be able to do it
 with less (if things work out) but it is unlikely.
- A single transistor is about 25 dsm high and about 15 dsm wide. The width can be reduced by "hiding" the polysilicon overlap of diffusion but will still be 9 dsm wide (due to contact cut on source and drain). Rules A.2, A.3, A.6, A.7, C.5, D.7, and Rules A.2, A.6, C.5, and E.1.
- A series combination of two transistors is about 35 dsm high and about 15 dsm wide. The width
 can be reduced by "hiding" the polysilicon overlap of diffusion but will still be 9 dsm wide (due to
 contact cut on source and drain). Rules (see above) and B.3.
- V_{DD} and V_{SS} lines are 9dsm wide (due to the contact cuts in them). Rules A.6, C.5.
- Don't forget that p+ diffusion and P-well must be spaced 14 dsm apart. Rule D.1.
- There are two choices for STICKS diagram organization. Vertical transistors and Horizontal
 transistors. A STICK solution is shown for each. Note that I have left the "white-space" in these
 diagrams to make them easier to read. It I was to do a physical layout I would concentrate on
 these spots in order to optimize the size.
- Note that the \(\phi \) and \(\phi \) signal go from bottom to top and vice versa. If the cells had to be stacked
 end-to-end, this would allowed the cascading to be done efficiently by automatically making the
 right connections.


_	
	Chraw Sheks digram for D-type Staticlatch from 2 (c). Correct Circuit 15 neared. I inputs must come in from 16. (Het.1) 3. Outputs must eart from at (Met.1) 4. Not connection wires are allowed outside von 4 vs. power rays. Vid power rave Should be at the top + vs. at the bottom. 5. At least 2 substrate connections (of each type) shown 7. No Het. 2 allowed 8. Stanting allowed
	8. Standard Sticks colors for (mos zipum to be used)

Student Name: _____ Student Number: _____

- good CMOS circuit design guidelines are to be used.

Vertical transistor version (29 contact cuts):





b) Horizontal transistors: 9+5+9+14+9+5+9=60 dsm Vertical transistors (worst case): 9+35+14+35+9=102 dsm

Note that some assumptions have been made about "hiding" some of the connections.

Estimate height in Microns of a physical layout bused on D-type

Uss. Do not do a detailed Calculation. Student Number.

Student Name:

[Prof] "Any questions?" [Students] "I don't understand enough of this to formulate